

# G31T-M5


Rev: 2.0







## Page Title of Schematic :







<i>Title</i>	<i>Page</i>	<i>Title</i>	<i>Page</i>
<i>Cover Sheet</i>	<i>1</i>	<i>MIS DC-DC POWER</i>	<i>34</i>
<i>System Block Diagram</i>	<i>2</i>	<i>I/O Ports</i>	<i>35</i>
<i>P4 LGA775P Part A</i>	<i>3</i>	<i>RESET Diagram</i>	<i>36</i>
<i>P4 LGA775P Part B</i>	<i>4</i>	<i>CLOCK DISTRIBUTION</i>	<i>37</i>
<i>P4 LGA775P Part C</i>	<i>5</i>	<i>Power Delivery</i>	<i>38</i>
<i>P4 LGA775P Part D</i>	<i>6</i>	<i>Revision History</i>	<i>39</i>
<i>P4 LGA775P Part E</i>	<i>7</i>		
<i>Clock ICS(9LPRS419)</i>	<i>8</i>		
<i>BW(MCH)Part A &amp; E</i>	<i>9</i>		
<i>BW(MCH)Part B</i>	<i>10</i>		
<i>BW(MCH)Part C&amp;D</i>	<i>11</i>		
<i>BW(MCH)Part F</i>	<i>12</i>		
<i>BW(MCH)Part G</i>	<i>13</i>		
<i>MCH DCPL</i>	<i>14</i>		
<i>DIMM1 (DDR2 SDRAM)</i>	<i>15</i>		
<i>DIMM2 (DDR2 SDRAM)</i>	<i>16</i>		
<i>DIMM DECOUPING</i>	<i>17</i>		
<i>VGA CONNECT</i>	<i>18</i>		
<i>ICH7 Part A &amp; D</i>	<i>19</i>		
<i>ICH7 Part B &amp; C</i>	<i>20</i>		
<i>ICH7 Part E &amp; F</i>	<i>21</i>		
<i>SATA &amp; IDE Connector</i>	<i>22</i>		
<i>PCIE LAN 8101E</i>	<i>23</i>		
<i>H/W Monitor</i>	<i>24</i>		
<i>ITE8718 LPC I/O</i>	<i>25</i>		
<i>Audio Codec</i>	<i>26</i>		
<i>Audio Interface</i>	<i>27</i>		
<i>ATX Power &amp; Front Panel</i>	<i>28</i>		
<i>PCI Slot 1&amp;2</i>	<i>29</i>		
<i>PCI Express 16-PORT</i>	<i>30</i>		
<i>Back I/O</i>	<i>31</i>		
<i>ISL Vcore DC-DC</i>	<i>32</i>		
<i>ISL DDR&amp; SYSTEM DC-DC</i>	<i>33</i>		


DEVICE	IDSEL	INT#	REQ#	GNT#
PCI1	17	C/D/E/F	PREQ-0	PGNT-0
PCI2	18	D/E/F/G	PREQ-1	PGNT-1
1394	19	E	PREQ-2	PGNT-2


PCB : 244 x 220 mm ; 4 layers

























U17C			U17D		
DQS H A4	AR41	SDQS A4	AU4	DQS H A0	SDQS B4
DQS L A4	AR40	SDQS A4#	AR3	DQS L A0	SDQS B4#
MPD A4	AU43	SDM A4	AR2	MPD A0	SDM B4
MD A32	AV42	SDQ A0	AR5	MD A0	SDQ B0
MD A33	AU40	SDQ A33	AR4	MD A1	SDQ B1
MD A34	AP42	SDQ A34	AR3	MD A2	SDQ B3
MD A35	AN38	SDQ A35	AV2	MD A3	SDQ B3
MD A36	AV40	SDQ A36	AP2	MD A4	SDQ B4
MD A37	AV41	SDQ A37	AP3	MD A5	SDQ B5
MD A38	AR42	SDQ A38	AU1	MD A6	SDQ B6
MD A39	AR41	SDQ A39	AV4	MD A7	SDQ B7
DQS H A5	AL41	SDQS A5	BB3	DQS H A1	SDQS B1
DQS L A5	AL40	SDQS A5#	BA4	DQS L A1	SDQS B1#
MPD A5	AM43	SDM A5	MPD B5	MPD B1	SDM B5
MD A40	AN41	SDQ A40	AY2	MD A8	SDQ B8
MD A41	AM39	SDQ A41	AY3	MD A9	SDQ B8
MD A42	AK42	SDQ A42	BB5	MD A10	SDQ B10
MD A43	AK41	SDQ A43	MD B4	MD A11	SDQ B11
MD A44	AN40	SDQ A44	AW2	MD A12	SDQ B12
MD A45	AN42	SDQ A45	AW3	MD A13	SDQ B13
MD A46	AL42	SDQ A46	BA5	MD A14	SDQ B14
MD A47	AL39	SDQ A47	BB4	MD A15	SDQ B15
DQS H A6	AG42	SDQS A6	BB9	DQS H A2	SDQS B2
DQS L A6	AG41	SDQS A6#	BA9	DQS L A2	SDQS B2#
MPD A6	AG40	SDM A6	MPD B6	MPD B2	SDM B6
MD A48	AL40	SDQ A48	AY7	MD A16	SDQ B16
MD A49	AH43	SDQ A49	BC7	MD A17	SDQ B17
MD A50	AF38	SDQ A50	AW11	MD A18	SDQ B18
MD A51	AE40	SDQ A51	AY11	MD A19	SDQ B19
MD A52	AE42	SDQ A52	BB6	MD A20	SDQ B20
MD A53	AL41	SDQ A53	BA6	MD A21	SDQ B21
MD A54	AF41	SDQ A54	BA10	MD A22	SDQ B22
MD A55	AF42	SDQ A55	BB10	MD A23	SDQ B23
DQS H A7	AC42	SDQS A7	AT20	DQS H A3	SDQS B3
DQS L A7	AC41	SDQS A7#	AU18	DQS L A3	SDQS B3#
MPD A7	AC40	SDM A7	AN18	MPD A3	SDM B3
MD A56	AD40	SDQ A56	AT18	MD A24	SDQ B24
MD A57	AD43	SDQ A57	AR18	MD A25	SDQ B25
MD A58	AD41	SDQ A58	AU21	MD A26	SDQ B26
MD A59	AD40	SDQ A59	AT21	MD A27	SDQ B27
MD A60	AE42	SDQ A60	AP17	MD A28	SDQ B28
MD A61	AE41	SDQ A61	AN17	MD A29	SDQ B29
MD A62	AC38	SDQ A62	AP20	MD A30	SDQ B30
MD A63	AB42	SDQ A63	AV20	MD A31	SDQ B31
MAAA 0	BA31	SMA A0	BB34	SWE L A	SWE B#
MAAA 1	BB25	SMA A1	AY35	SCAS L A	SCAS B#
MAAA 2	BA26	SMA A2	BB33	SRAS L A	SRAS B#
MAAA 3	BA25	SMA A3	BA33	SBSA 0	SBS B0
MAAA 4	AY25	SMA A4	AW32	SBSA 1	SBS B1
MAAA 5	BA23	SMA A5	BB21	SBSA 2	SBS B2
MAAA 6	AY24	SMA A6	AW35	CSA L0	SCS B0#
MAAA 7	AY23	SMA A7	BA35	CSA L1	SCS B1#
MAAA 8	BB23	SMA A8	BA34	CSA L1	SCS B2#
MAAA 9	BA22	SMA A9	BB38	CSA L1	SCS B3#
MAAA 10	AY33	SMA A10	BC20	CKEA 0	SCKE B0
MAAA 11	AY21	SMA A11	AY20	CKEA 1	SCKE B1
MAAA 12	AY38	SMA A12	AY21	CKEA 1	SCKE B2
MAAA 13	AY21	SMA A13	AY21	CKEA 1	SCKE B3
MAAA 14	BA21	SMA A14	AY21	CKEA 1	SCKE B3
DCLKA H0	AU31	SCLK A0	DCLKB H0	AU31	SCLK B0
DCLKA L0	AR31	SCLK A0#	DCLKB L0	AU31	SCLK B0#
DCLKA H1	AP27	SCLK A1	DCLKB H1	AU27	SCLK B1
DCLKA L1	AN27	SCLK A1#	DCLKB L1	AT27	SCLK B1#
DCLKA H2	AV33	SCLK A2	DCLKB H2	AV32	SCLK B2
DCLKA L2	AU33	SCLK A2#	DCLKB L2	AT32	SCLK B2#
STP25	1	AP29	SCLK A3	AU29	SCLK B3
STP31	1	AP31	SCLK A3#	AV29	SCLK B3#
STP21	1	AM28	SCLK A4	AN23	SCLK B4
STP23	1	AM23	SCLK A4#	AP32	SCLK B4#
STP26	1	AT33	SCLK A5	BB2	SCLK B5
STP24	1	AU33	SCLK A5#	AN52	SCLK B5#

3 OF 7


RESERVED

DQS H B4	AW39	SDQS B4	AV6	DQS H B0	SDQS B0
DQS L B4	AU39	SDQS B4#	AU5	DQS L B0	SDQS B0#
MPD B4	AU37	SDM B4	AR7	MPD B0	SDM B0
MD B32	AW37	SDQ B32	AN7	MD B0	SDQ B0
MD B33	AV38	SDQ B33	AN8	MD B1	SDQ B1
MD B34	AN36	SDQ B34	AW5	MD B2	SDQ B3
MD B35	AN37	SDQ B35	AW7	MD B3	SDQ B3
MD B36	AU35	SDQ B36	AN6	MD B4	SDQ B4
MD B37	AR35	SDQ B37	AN6	MD B5	SDQ B5
MD B38	AN35	SDQ B38	AN9	MD B6	SDQ B6
MD B39	AR37	SDQ B39	AU7	MD B7	SDQ B7
DQS H B5	AL35	SDQS B5	AR12	DQS H B1	SDQS B1
DQS L B5	AL34	SDQS B5#	AP12	DQS L B1	SDQS B1#
MPD B5	AM37	SDM B5	AW9	MPD B1	SDM B1
MD B40	AM35	SDQ B40	AT11	MD B8	SDQ B8
MD B41	AM38	SDQ B41	AU11	MD B9	SDQ B8
MD B42	AL34	SDQ B42	AP13	MD B10	SDQ B9
MD B43	AL38	SDQ B43	AR13	MD B11	SDQ B10
MD B44	AR39	SDQ B44	AR11	MD B12	SDQ B11
MD B45	AM34	SDQ B45	AU9	MD B13	SDQ B12
MD B46	AL37	SDQ B46	AV12	MD B14	SDQ B13
MD B47	AL32	SDQ B47	AU12	MD B15	SDQ B14
DQS H B6	AG35	SDQS B6	AP15	DQS H B2	SDQS B2
DQS L B6	AG36	SDQS B6#	AR15	DQS L B2	SDQS B2#
MPD B6	AG39	SDM B6	AW13	MPD B2	SDM B2
MD B48	AG38	SDQ B48	AU15	MD B16	SDQ B16
MD B49	AL38	SDQ B49	AV13	MD B17	SDQ B17
MD B50	AF35	SDQ B50	AU17	MD B18	SDQ B18
MD B51	AF33	SDQ B51	AT17	MD B19	SDQ B19
MD B52	AL37	SDQ B52	AU13	MD B20	SDQ B20
MD B53	AL35	SDQ B53	AM13	MD B21	SDQ B21
MD B54	AG33	SDQ B54	AV15	MD B22	SDQ B22
MD B55	AF34	SDQ B55	AW17	MD B23	SDQ B23
DQS H B7	AC36	SDQS B7	AT24	DQS H B3	SDQS B3
DQS L B7	AC37	SDQS B7#	AU26	DQS L B3	SDQS B3#
MPD B7	AD38	SDM B7	AP23	MPD B3	SDM B3
MD B56	AD36	SDQ B56	AV24	MD B24	SDQ B24
MD B57	AC33	SDQ B57	AT23	MD B25	SDQ B25
MD B58	AA34	SDQ B58	AT26	MD B26	SDQ B26
MD B59	AA36	SDQ B59	AP26	MD B27	SDQ B27
MD B60	AD34	SDQ B60	AU23	MD B28	SDQ B28
MD B61	AF36	SDQ B61	AW23	MD B29	SDQ B29
MD B62	AC34	SDQ B62	AR24	MD B30	SDQ B30
MD B63	AA33	SDQ B63	AN26	MD B31	SDQ B31
MAAB 0	BB17	SMA B0	BA27	SWE L B	SWE B#
MAAB 1	AY17	SMA B1	AW29	SCAS L B	SCAS B#
MAAB 2	BA17	SMA B2	AW26	SRAS L B	SRAS B#
MAAB 3	BC16	SMA B3	AY19	SBSB 0	SBS B0
MAAB 4	AY15	SMA B4	BA18	SBSB 1	SBS B1
MAAB 5	BA15	SMA B5	BC12	SBSB 2	SBS B2
MAAB 6	BB15	SMA B6	BB27	CSB L0	SCS B0#
MAAB 7	BA14	SMA B7	BB30	CSB L1	SCS B1#
MAAB 8	AY15	SMA B8	AY22	CSB L1	SCS B2#
MAAB 9	BB14	SMA B9	AY21	CSB L1	SCS B3#
MAAB 10	AW18	SMA B10	AY12	CKEB 0	SCKE B0
MAAB 11	BB13	SMA B11	AW12	CKEB 1	SCKE B1
MAAB 12	BA13	SMA B12	BB11	CKEB 1	SCKE B2
MAAB 13	AY29	SMA B13	BB11	CKEB 1	SCKE B3
MAAB 14	AY13	SMA B14	BB11	CKEB 1	SCKE B3
DCLKB H0	AV31	SCLK B0	BA29	ODTB 0	SCLK B0
DCLKB L0	AV31	SCLK B0#	BA30	ODTB 1	SCLK B0#
DCLKB H1	AU27	SCLK B1	BB29	ODTB 1	SCLK B1
DCLKB L1	AT27	SCLK B1#	BB29	ODTB 1	SCLK B1#
DCLKB H2	AV32	SCLK B2	BB31	ODTB 1	SCLK B2
DCLKB L2	AT32	SCLK B2#	BB31	ODTB 1	SCLK B2#
STP25	1	AU29	SCLK B3	AN2	SRCOMP0
STP32	1	AV29	SCLK B4	AN3	SRCOMP1
STP30	1	AW27	SCLK B4#	BB40	SRCOMP2
STP20	1	AN23	SCLK B5	BA40	SRCOMP3
STP22	1	AP32	SCLK B5#	AM8	SMRCOMPVOL
BB2	RESERVED	RESERVED	AM10	SMRCOMPVOH	SMRCOMPVOL
AN52	RESERVED	RESERVED	AM21	1	STP27
AM31	RESERVED	RESERVED	AM6	MCH VREF	MCH VREF
AG32	RESERVED	RESERVED	AA39	RESERVED	RESERVED
AF32	RESERVED	RESERVED			
BB19	RESERVED	RESERVED			










4 OF 7



MD A[0..63]	<<	MD A[0..63]
DQS L A[0..7]	<<	DQS L A[0..7]
DQS H A[0..7]	<<	DQS H A[0..7]
MPD A[0..7]	<<	MPD A[0..7]
MAAA [0..14]	<<	MAAA [0..14]
CSA L[0..1]	<<	CSA L[0..1]
CKEA [0..1]	<<	CKEA [0..1]
ODTB [0..1]	<<	ODTB [0..1]
SBSA [0..2]	<<	SBSA [0..2]
SWE L A	<<	SWE L A
SCAS L A	<<	SCAS L A
SRAS L A	<<	SRAS L A
MD B[0..63]	<<	MD B[0..63]
DQS L B[0..7]	<<	DQS L B[0..7]
DQS H B[0..7]	<<	DQS H B[0..7]
MPD B[0..7]	<<	MPD B[0..7]
MAAB [0..14]	<<	MAAB [0..14]
CSB L[0..1]	<<	CSB L[0..1]
CKEB [0..1]	<<	CKEB [0..1]
ODTB [0..1]	<<	ODTB [0..1]
SBSB [0..2]	<<	SBSB [0..2]
SWE L B	<<	SWE L B
SCAS L B	<<	SCAS L B
SRAS L B	<<	SRAS L B
DCLKB L[0..2]	<<	DCLKB L[0..2]
DCLKB H[0..2]	<<	DCLKB H[0..2]
DCLKA L[0..2]	<<	DCLKA L[0..2]
DCLKA H[0..2]	<<	DCLKA H[0..2]























































































































### PCB Impedance control

Impedance (ohm)	Trace Width (mil)	Trace Length (inch)	Pre-preg
60	5 (20/5/20)	6	2116
50	4 (50/4/50)	6	1080
42	6 (50/6/50)	6	1080



070519


























Must routing a trace to 22.6ohm pad, Don't direct connect with USBRBIAS\_L. (two trace must < 500 mils)

When Clear CMOS:RTCVCCL always high, VBAT pull low















	8102EL	8103EL	8111DL
Ca	0 ohm	0 ohm	IND-4.7U-08
Cb	X	X	V
Cc	X	X	V
Cd	V	V	X
Ce	X	X	V
Cf	X	X	V
Cg	RTL8102EL-GR	RTL8103EL-GR	RTL8111DL-GR
Ch	V	V	X
Ci	USBX2-LAN-100	USBX2-LAN-100	USBX2-LAN-1000
Cm	V	V	X
Cn	X	X	V
Co	X	X	V
Cp	X	X	V

## 8111DL


LEDS1-0	00	01	10	11
LED0	Tx/Rx	Tx/Rx	LINK100	LINK1000
LED1	LINK100	LINK100	LINK	LINK1000
LED2	LINK100	100	Rx	FULL
LED3	LINK1000	LINK1000	FULL	LINK1000

## 8102EL/8103EL


LEDS1-0	00	01	10	11
LED0	Tx/Rx	Tx/Rx	Tx	Tx
LED1	LINK100	LINK	LINK	LINK100
LED2	LINK10	FULL	Rx	LINK10
LED3	NA	NA	NA	NA



## Close to pin48




## Close to pin44,45




## Close to Lan side












## Disable 8111D switch regulator









## DOWN DEVICE ALL FULL IN LAN SIDE?




## Close to Lan side






















5/14 DEL FOR NEC













High-4.7K  
Low-680










**BOM Difference**

	ALC662	ALC883	ALC888
Ca	X	X	V
Cb	X	X	V
Cc	ALC662	ALC883	ALC888
Cd	X	X	V
Ce	X	X	V
Cf	3 Channel AUJK~BL+GR+PI+TYC	6 Channel AUJK~26P~SPE	6 Channel AUJK~26P~SPE
Cg	X	V	X



### SPDIF OUT








PANEL1




1	2
3	4
5	6
7	8
9	10

KEY



HDD LED  
RST SW  
PWR SW  
BUS LED 1




CLK=PCK0  
RST=PCIRST\_L2  
IDSEL=AD17  
REQ=PREQ-0  
GNT=PGNT-0  
INTA:INT-D  
INTB:INT-E  
INTC:INT-F  
INTD:INT-G




PCI2



CLK=PCK1  
RST=PCIRST\_L2  
IDSEL=AD18  
REQ=PREQ-1  
GNT=PGNT-1  
INTA:INT-D  
INTB:INT-E  
INTC:INT-F  
INTD:INT-G




## PCI Express SLOT1




# FRONT\_SIDE


100 Mils Width




# REAR\_SIDE




# FOR USBLAN1 USB POWER









## 5V\_DUAL





R656 change to 1K-04  
 QN2  
 Main source : 03-070-904053 PMBS3904  
 Second source : 03-070-590431 MMBT3904  
 2009/02/20






V\_1P25\_CORE  
 V\_1P25\_CL\_MCH  
 1.25V/4.24A



1 1.2V Conroe  
 0 1.1V Wolfdale





1 1.2V Conroe  
 0 1.1V Wolfdale














Schematics Version History Table :

Circuit Ver.	PCB Ver.	Total Page	Modified Page(s)	Date
A	A	39		
1.0	1.0	39	Add CIR.6pin 5VSB	3/6/08
2.0	2.0	39		2009.05.15